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Abstract. This paper introduces a new resistorless mixed-
mode proportional-integral-derivative (PID) controller. It 
employs six simple transconductors and only two grounded 
capacitors. The proposed PID controller offers several 
advantageous features of resistorless configuration, use of 
grounded capacitors, independent electronic-tuning char-
acteristic of its parameters, and mixed-mode operation 
such as current, transimpedance, transadmittance, and 
voltage modes. The parasitic element effects of the trans-
conductors on the proposed controller are investigated and 
the improved low-frequency performance of the proposed 
controller is then discussed. As applications, the proposed 
controller is demonstrated on two closed-loop systems. The 
PSPICE simulations with TSMC 0.18µm CMOS process 
and ±0.9 V supply voltage verify the theoretical analysis. 
Keywords 
PID controller, grounded capacitor, resistorless, 
mixed-mode, electronic tunability. 
1. Introduction 
In analog circuit design, many researchers have been 
directed towards the development of voltage-mode and 
current-mode circuits. However, the total effectiveness of 
the circuitry will be increased if signal processing is per-
formed along with voltage-current interfacing using trans-
admittance or transimpedance mode. Moreover, the mixed-
mode circuit including voltage-mode (i.e. both input and 
output as voltage), current-mode (i.e. both input and output 
as current), transadmittance-mode (i.e. input as voltage and 
output as current), and transimpedance-mode (i.e. input as 
current and output as voltage) plays a very important role 
in the special applications where we need to interface 
a voltage-mode circuit with a current-mode circuit and vice 
versa. Thus, the mixed-mode circuit has challenged many 
researchers especially in modern microelectronic system 
applications [1]-[4]. 
A proportional-integral-derivative (PID) controller is 
an important controller finding application in a wide vari-
ety of control systems because of its simplicity in design, 
low cost, and ease in parameter tuning [5]-[7]. Several 
voltage-mode and current-mode PID controllers have been 
reported using active building blocks such as second gen-
eration current conveyors (CCIIs) [8]-[11], current differ-
encing buffered amplifiers (CDBAs) [12], current con-
trolled current conveyors (CCCIIs) [13], and operational 
transconductance amplifiers (OTAs) [14]. Most of the PID 
controllers employ grounded capacitors [9], [10], [11], 
[13], and [14]. Thus, these controllers are suitable for inte-
grated circuit implementation. Unfortunately, most of the 
presented circuits require external resistors [8]-[13] and 
lack electronic tunability [8]-[12]. Only one of those con-
trollers suggests resistorless structure design [14]. In [14], 
eight OTAs and two grounded capacitors are used. 
Although the resistorless PID controller of [14] offers the 
attractive features of electronic tuning and the use of 
grounded capacitors, it uses an excessive number of active 
elements. Furthermore, all of the existing PID controllers 
can be classified either as voltage-mode or current-mode. 
No work has been done in the domain of mixed-mode PID 
controller. So, it is the purpose of this paper to present such 
a resistorless mixed-mode PID controller. 
In this paper, a new resistorless mixed-mode PID 
controller is presented. The proposed PID controller con-
sists of six simple transconductors and only two grounded 
capacitors. The circuit exhibits several attractive features of 
mixed-mode operation without changing its configuration, 
resistorless structure, the use of grounded capacitors, and 
electronic tuning characteristic of proportional gain, inte-
gral time constant, and derivative time constant parameters. 
These parameters can be independently adjusted by bias 
currents of the transconductors. In addition, parasitic ele-
ment effects of the transconductors on the proposed PID 
controller at sufficiently low frequencies are examined in 
detail. The PSPICE simulations are used to demonstrate the 
performances of the proposed mixed-mode PID controller 
and its applications. 
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2. Circuit Description 
2.1 Basic Circuit Approach 
A basic circuit structure of the proposed resistorless 
mixed-mode PID controller is shown in Fig. 1. It employs 
ten voltage-controlled current sources and two grounded 
capacitors. The current relation of node A produces 
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IV
k
 . (1) 
 
Fig. 1. Basic circuit of the proposed mixed-mode PID 
controller. 
Setting k1 = k1’, k4 = k4’, k5 = k5’, and k6 = k6’ gives 
the following equations: 
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where ki is the transconductance gain of the ith voltage-
controlled current source. From above equations, the cur-
rent, transimpedance, transadmittance, and voltage modes 
of the proposed PID controller produce in the following 
conditions: 
(i) If I1 = IIN, the following current-mode and trans-
impedance-mode transfer functions of the proposed PID 
controller are respectively obtained: 
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(ii) If V1 = VIN, the following transadmittance-mode 
and voltage-mode transfer functions of the proposed PID 
controller are respectively given: 
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2.2 Proposed Mixed-Mode PID Controller 
This section presents the realization of the proposed 
mixed-mode PID controller using transconductor-capacitor 
approach. Therefore, the property of the transconductor is 
briefly reviewed. The CMOS realization of a simple trans-
conductor using four transistors and two current sources is 
shown in Fig. 2(a) [15]. It is assumed that all transistors 
operate in the saturation region and the substrates of these 
transistors are connected to their respective sources. The 
PMOS and the NMOS transistors are also assumed to have 
the same transconductance parameters. The equivalent 
circuit of an ideal transconductor is shown in Fig. 2(b) and 
the current outputs of the transconductor can be expressed 
as 
 ( )P N mI I g V V
     , (8) 
where gm is the transconductance of the NMOS transistor 
and defined by 
 m n ox B
Wg C I
L
 , (9) 
where µn is the electron mobility, Cox is the oxide capaci-
tance per unit area, W/L is the aspect ratio of the transistor 
and IB is the bias current of the transconductor. 
 
Fig. 2. (a) Simple CMOS transconductor, (b) its equivalent 
circuit. 
When the voltage-controlled current sources of the 
proposed basic circuit as shown in Fig. 1 are replaced by 
the transconductor of Fig. 2(a), the proposed resistorless 
mixed-mode PID controller is shown in Fig. 3. It contains 
only six transconductors and two grounded capacitors. 
Routine analysis of this circuit produces transfer functions 
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which are in accordance with (4)-(7) setting ki = gmi, where 
gmi is the transconductance of the ith transconductor. Thus, 
the current-mode, transimpedance-mode, transadmittance-
mode, and voltage-mode transfer functions of the proposed 
PID controller are respectively demonstrated: 
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Fig. 3. The proposed resistorless mixed-mode PID controller. 
The comparison of H(s) = KP(1+ 1/sTI + sTD) and 
(10)-(13) provides the proportional gain (KP), the integral 
time constant (TI), and the derivative time constant (TD) 
parameters of the proposed mixed-mode PID controller in 
the following equations: 
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From (14)-(19), these parameters can be adjusted 
electronically by changing the values of gmi via the bias 
current of the ith transconductor. The proportional gain, the 
integral time constant, and the derivative time constant 
parameters of the proposed resistorless PID controller can 
be altered independently. It should be noted that the pro-
posed circuit is a resistorless PID controller like the previ-
ous circuit in [14], but the structure of the proposed circuit 
requires less number of active elements than that of the 
circuit of [14]. Furthermore, the circuit of [14] provides 
a voltage-mode PID controller while the proposed circuit 
offers a mixed-mode PID controller. 
The sensitivities of the parameters of the proposed 
mixed-mode PID controller with respect to active and 
passive elements yield the acceptably low values as fol-
lows: 
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2.3 Parasitic Element Effects 
In this sub-section, the parasitic element effects of 
transconductor on the PID controller performance are car-
ried out. Fig. 4 shows the equivalent circuit of the trans-
conductor including its parasitic elements. It is shown that 
input terminals exhibit low-value capacitances CI+ and CI- 
and output terminals exhibit low-value capacitances CP and 
CN with low-value conductances gP and gN, respectively. 
 
Fig. 4. The equivalent circuit of the transconductor including 
its parasitic elements. 
Taking into account the above parasitic elements of 
the transconductor, routine analysis of the proposed PID 
controller as shown in Fig. 3 results in the following 
equations: 
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where Δ1 is given by 
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where CIi+, CIi-, CPi, CNi, gPi and gNi are the parasitic ca-
pacitances and the parasitic conductances of the ith trans-
conductor, respectively. Note that the terms of yA, yC, yE, 
and yVo are effective at very high frequencies. In addition, 
the effects of the parasitic capacitances CN1, CI3-, CI4+, CN4, 
and CP5 are negligible because these parasitic capacitors 
are quite small as compared with the external capacitors 
(C1 >> CN1 + CI3- and C2 >> CI4+ + CN4 + CP5). Also, the 
parasitic conductance gN1 in (32) affects the low-frequency 
performance of the proposed PID controller. To reduce the 
effect of the parasitic conductance, a negative grounded 
conductor as shown in Fig. 5 is connected in parallel to the 
external capacitor C1 of the proposed PID controller as 
shown in Fig. 3.  
 
Fig. 5. A negative grounded conductor as compensated 
conductor. 
The conductance of the negative grounded conductor can 
be expressed as  
 INCOMP m P
IN
Ig g g
V
    . (37) 
From (37), the conductance gm should be selected greater 
than gP to obtain a negative grounded conductor. 
3. Application Examples 
To illustrate the applications of the proposed mixed-
mode PID controller of Fig. 3, two closed-loop systems are 
depicted in Fig. 6 and Fig. 7. The closed-loop system of 
Fig. 6 employs the proposed PID controller for current-
mode and a current-mode low-pass filter as a plant. The 
closed-loop system of Fig. 7 consists of the proposed PID 
controller for transimpedance-mode and a transadmittance-
mode low-pass filter as a plant. Those PID controllers are 
used to improve some performances of the closed-loop 
systems. 
 
Fig. 6. Closed-loop system of the proposed PID controller for 
current-mode and a current-mode low-pass filter. 
The transfer functions of the current-mode and trans-
admittance-mode low-pass filters are respectively given in 
the following equations: 
 1 31
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P s
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The transfer functions of the closed-loop systems are 
then expressed as 
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1 ( ) ( )
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I
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and  2 22
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where HI2(s) and HZ2(s) are current-mode and transim-
pedance-mode transfer functions of the proposed mixed-
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mode PID controller as shown in (10) and (11), respec-
tively. 
 
Fig. 7. Closed-loop system of the proposed PID controller for 
transimpedance-mode and a transadmittance-mode 
low-pass filter. 
4. Simulation Results 
In order to confirm the theoretical validity of the pro-
posed mixed-mode PID controller, the transconductor as 
shown in Fig. 2(a) has been simulated using PSPICE pro-
gram based BSIM3 level 7 transistor models for the TSMC 
0.18 µm CMOS process available from MOSIS [16] with 
±0.9 V supply voltage. To reduce the channel length 
modulation effect of the MOS transistor, the channel 
lengths of all transistors are selected as 0.54 µm [17]. The 
widths of the NMOS and the PMOS transistors are selected 
as 3.6 µm and 9 µm, respectively. 
The proposed mixed-mode PID controller as shown in 
Fig. 3 is designed with IB1 = 162 µA, IB2 = IB6 = 18 µA,    
IB3 = IB4 = IB5 = 200 µA, C1 = 20 nF, and C2 = 0.02 nF for 
the PID parameters of KPI = KPV = 3, KPZ = 18.75 kV/A, 
KPG = 0.48 mA/V, TII = TIV = TIZ = TIG = 36.36 µs, and    
TDI = TDV = TDZ = TDG = 36.36 ns. The power consumption 
of the proposed controller is about 1.44 mW. The resulted 
frequency responses of the proposed PID controller for 
current, transimpedance, transadmittance, and voltage 
modes are obtained as shown in Fig. 8 to Fig. 11. The 
dashed and solid lines represent the ideal and simulated 
responses of the controller, respectively. It should be no-
ticed that the simulated and the ideal frequency responses 
of the proposed PID controller are in good agreement from 
40 Hz to 40 MHz. The differences of them in the low- and 
high-frequency regions primarily arise from the parasitic 
element effects of the transconductors. Moreover, the 
simulated frequency responses of the proposed controller 
are rolled off at very high frequencies because of the para-
sitic element effects in (28) and (29). Then, the very high-
frequency noisy input can be reduced by the proposed 
controller. 
To illustrate the frequency-domain performance of the 
proposed PID controller with compensated transconductor, 
the parasitic conductance gN1 is computed as 
gN1 = 5.64 µA/V. Then, the bias current of the compensated 
transconductor of Fig. 5 is selected as IB = 0.484 µA. As 
examples, the ideal, uncompensated, and compensated 
frequency responses of proposed PID controller for cur-
rent-mode and transimpedance-mode are shown in Fig. 12 
and Fig. 13.  
 
Fig. 8. Frequency responses of the proposed mixed-mode PID 
controller for current-mode. 
 
Fig. 9. Frequency responses of the proposed mixed-mode PID 
controller for transimpedance-mode. 
 
Fig. 10. Frequency responses of the proposed mixed-mode PID 
controller for transadmittance-mode. 
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Fig. 11. Frequency responses of the proposed mixed-mode PID 
controller for voltage-mode. 
 
Fig. 12. Ideal, uncompensated, and compensated frequency 
responses of the proposed PID controller for current-
mode. 
 
Fig. 13. Ideal, uncompensated, and compensated frequency 
responses of the proposed PID controller for 
transimpedance-mode. 
It is noted that the simulated frequency responses of 
the compensated PID controller agree well with the ideal 
one from 6 mHz to 40 MHz (more than 9 decades). 
Consequently, the compensated PID controller exhibits 
better performance than the uncompensated one. 
In Fig. 14 to Fig. 16, the electronic tuning feature of 
the proposed mixed-mode PID controller is demonstrated. 
The passive components of the PID controller are selected 
as C1 = 20 nF and C2 = 0.02 nF. Fig. 14 shows the propor-
tional gain KPI as in (14) versus varying bias current IB1 
from 10 µA to 500 µA when other currents are preferred as 
IB2 = IB6 = 18 µA and IB3 = IB4 = IB5 = 200 µA. Fig. 15 
shows the integral time constant as in (18) versus bias 
current IB3 from 10 µA to 500 µA as other currents are 
selected as IB1 = 162 µA, IB2 = 18 µA, IB4 = IB5 = 200 µA, 
and IB6 = 18 µA. While using IB1 = 162 µA, IB2 = 18 µA,  
IB3 = IB5 = 200 µA, and IB6 = 18 µA, the derivative time 
constant as in (19) versus bias current IB4 from 10 µA to 
500 µA is shown in Fig. 16. It is noted that the parameters 
of the proposed PID controller can be electronically ad-
justed by control the bias currents of the transconductors. 
 
Fig. 14. Proportional gain KPI of the proposed PID controller 
versus bias current IB1. 
 
Fig. 15. Integral time constant of the proposed PID controller 
versus bias current IB3. 
In order to show the time-domain performance of the 
proposed PID controller, its components are set as follows: 
C1 = C2 = 0.1 nF, IB2 = IB6 == 18 µA, IB3 = IB4 = 200 µA,  
IB5 = 20 µA, and IB1 = 25 µA, 50 µA, and 100 µA to realize 
the integral time constant and the derivative time constant 
parameters of 0.18 µs and the proportional gain parameters 
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of KPI = 1.19, 1.69, 2.44, and KPZ = 7.44 kV/A, 
10.56 kV/A, 15.25 kV/A, respectively. For examples, the 
simulated step responses of the proposed PID controller for 
current-mode and transimpedance-mode using 1 µA step 
input with 10 ns rise time are shown in Fig. 17 and Fig. 18. 
 
Fig. 16. Derivative time constant of the proposed PID 
controller versus bias current IB4. 
 
Fig. 17. Step responses of the proposed mixed-mode PID 
controller for current-mode. 
 
Fig. 18. Step responses of the proposed mixed-mode PID 
controller for transimpedance-mode. 
In the closed-loop systems of Fig. 6 and Fig. 7, the 
current-mode low-pass filter is designed as Cx1 = 0.3 nF, 
Cx2 = 0.3 nF, and IBx1 = IBx2 = IBx3 = 100 µA and the low-
pass filter of Fig. 7 is selected as Cy1 = 0.3 nF, Cy2 = 0.3 nF, 
IBy1 = 18 µA, and IBy2 = IBy3 = IBy4 = 100 µA. From these 
plant components, the calculation of the PID parameters 
using Ziegler-Nichols tuning method [7] yields the 
proportional gains of KPI = 3 and KPZ = 18.75 kV/A, the 
integral time constant of 2.55 µs and the derivative time 
constant of 0.48 µs. Then, the proposed PID controller 
components are chosen as follows: C1 = 1 nF, C2 = 0.1 nF, 
IB1 = 162 µA, IB2 = IB6 = 18 µA, IB3 = 100 µA, IB4 = 30 µA, 
and IB5 = 200 µA. The step responses of those closed-loop 
systems are tested on 7 µA step input as setpoint. The 
results of the systems are shown in Fig. 19 and Fig. 20. 
 
Fig. 19. Step input and outputs of the system in Fig. 6. 
 
Fig. 20. Step input and outputs of the system in Fig. 7. 
From those figures, the step response of the system of 
Fig. 6 without PID controller (node S and node T are 
shorted together) has the steady state error of 3.5 µA and 
the overshoot of 4 % and the step response of the system of 
Fig. 7 without PID controller (current-to-voltage converter 
with gain of 11.2 kV/A is used) has the steady state error 
of 2.4 µA and the overshoot of 6.8 % while the step 
responses of those systems with the proposed PID control-
ler have the steady state error of 0.04 µA and the overshoot 
of 1 %. 
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Ref. Components grounded capacitors 
External 
resistors 
Electronic 
tuning 
Operating 
mode 
Operating 
Frequency 
range (Hz) 
Supply 
voltage (V) 
[8] 
4 CCII+s 
4 buffers 
8 resistors 
2 capacitors 
No Yes No Voltage Not specified ±12 
[9] 
Fig. 2 
3 CCII+s 
4 resistors 
2 capacitors  
Yes Yes No Current Not specified 
Not 
specified 
[9] 
Fig. 3 
3 CCII+s 
4 resistors 
2 capacitors  
Yes Yes No Voltage Not specified 
Not 
specified 
[10] 
Fig. 2 
1 CCII+ 
1 DO-CCII+ 
(22 MOS’s) 
3 resistors 
2 capacitors  
Yes Yes No Voltage Not specified ±1.5 
[10] 
Fig. 3 
1 CCII+ 
1 DO-CCII+ 
(22 MOS’s) 
3 resistors 
2 capacitors  
Yes Yes No Current Not specified ±1.5 
[11] 
1 DO-CCII 
1 DO-CCII- 
(32 MOS’s) 
2 resistors 
2 capacitors 
Yes Yes No Current Not specified ±1 
[12] 
4 CDBAs 
(80 MOS’s) 
8 resistors 
2 capacitors 
No Yes No Voltage Not specified 
Not 
specified 
[13] 
8 CCCIIs 
(112 BJT’s) 
2 resistors 
2 capacitors 
Yes Yes Yes Voltage 10 – 1M Not specified 
[14] 
8 OTAs 
(72 MOS’s) 
 2 capacitors 
Yes No Yes Voltage Not specified ±5.0 
Proposed 
PID 
controller 
6 Transconductors 
(24 MOS’s), 
2 capacitors 
Yes No Yes Mixed 40 – 40M ±0.9 
Tab. 1. Comparison of the proposed PID controller with several previous circuits. 
 
It is obvious that the proposed PID controller can im-
prove the steady state error and the overshoot of the 
closed-loop systems. A comparison of the proposed PID 
controller and several previous PID controllers is summa-
rized in Tab. 1. 
5. Conclusion 
In this paper, a circuit configuration for realizing 
a mixed-mode PID controller has been presented. The pro-
posed PID controller consists of six transconductors and 
only two grounded capacitors without needing any external 
passive resistor. It also offers the following features: 
mixed-mode operation without changing its topology, 
electronic controllability of its parameters, and low sensi-
tivity performance. Since the compensated transconductor 
is used, the low-frequency performance of the proposed 
PID controller can be improved. The application examples 
of the proposed controller as two closed-loop systems are 
included. The results of PSPICE simulation agree well with 
the theoretical predictions. The uncompensated and com-
pensated mixed-mode PID controllers have the operating 
frequency ranges of 40 Hz to 40 MHz and 6 mHz to 
40 MHz, respectively. 
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